Cascaded Multilevel Inverter with Minimum Number of Conducting Switches and Using Capacitor Compensation

Prasetiyo Adi Nagoro, Tarmizi Tarmizi, Ira Devi Sara

Abstract


This paper presents the design and implementation of an improved cascaded multilevel inverter topology with symmetrical DC source with minimum number of switching and minimum conducting switches during operation The proposes new topology is designed as a stand-alone system and simulated using resistive and inductive loads. One drawback of the others topology is the occurrence of voltage surges in the inductive load due to the emf effect. By using a capacitor on the dc bus as a compensation, the emf effect can be minimized. The size of the capacitor used should be proportional to the reactive power of the load. The proposed new topology is more efficient in use of switching components, conducting switches and can overcome inductive loads. It can generate 21 level with 14 switches needed and only 3 conducting switches during operation. The value of THDv and THDi from the proposed new topology is 3.76% and 0.93%, it varies depending on the value of the load received.

Keywords


symmetrical source, multilevel inverter, minimum switching devices, capacitor compensation

Full Text:

PDF

References


R. Ikhsan, I. D. Sara, and R. S. Lubis, “Studi Kasus Kelayakan Penerapan Sistem Hybrid Building Applied Photovoltaics (BAPV)-PLN pada Atap Gedung Politeknik Aceh,” Jurnal Rekayasa Elektrika, vol. 13, no. 1, pp. 48–56, Apr. 2017, doi: 10.17529/jre.v13i1.6071. (Article)

K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, “Multilevel Inverter Topologies with Reduced Device Count: A review,” IEEE Trans Power Electron, vol. 31, no. 1, pp. 135–151, 2016, doi: 10.1109/TPEL.2015.2405012. (Article)

T. Tarmizi, S. Taib, and M. K. Mat Desa, “Design and Verification of Improved Cascaded Multilevel Inverter Topology with Asymmetric DC Sources,” Journal of Power Electronics, vol. 19, no. 5, pp. 1074–1086, 2019, doi: 10.6113/JPE.2019.19.5.1074. (Article)

A. Nabae, I. Takahashi, and H. Akagi, “A New Neutral-Point-Clamped PWM Inverter,” IEEE Transactions on Industry Application, vol. IA-17, no. 5, pp. 518–523, Aug. 1981. (Article)

E. Kabalci, Y. Kabalci, R. Canbaz, and G. Gokkus, “Single Phase Multilevel String Inverter for Solar Applications,” in 2015 International Conference on Renewable Energy Research and Applications (ICRERA), 2015, pp. 109–114. doi: 10.1109/ICRERA.2015.7418459. (Conference Paper)

V. Castiglia, R. Miceli, G. Schettino, F. Viola, C. Buccella, C. Cecati, M. C. Cimoroni, “Mixed Harmonic Elimination Control for a Single-Phase 9 Level Grid-Connected Inverter,” in 2018 International Conference on Smart Grid (icSmartGrid), 2018, pp. 240–245. doi: 10.1109/ISGWCP.2018.8634487. (Conference Paper)

H. R. Mhel and A. M. Shakir, “Total Harmonic Distortion Reduction of 9-Level Packed E-Cell (PEC9) Inverter,” International Journal of Smart Grid, vol. 6, no. 1, Mar. 2022, doi: 10.20508/ijsmartgrid.v6i1.226.g199. (Article)

IEEE Power and Energy Society, IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems, vol. 2014. 2014. (Standards and Reports)

A. S. Mohamad, N. Mariun, N. Sulaiman, and M. A. M. Radzi, “A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches,” in 2014 IEEE Innovative Smart Grid Technologies - Asia (ISGT ASIA), Kuala Lumpur, 2014, pp. 164–169. (Article)

M. A. Rashid, Power Electronics Handbook - Devices, Circuits and Applications, 3th Edition. British: Elsevier Inc., 2011. (Book)

C. Buccella, M. G. Cimoroni, and C. Cecati, “Low-Frequency Harmonic Elimination Technique in Three Phase Cascaded H-Bridges Multilevel Inverters for Renewable Energy Applications,” International Journal of Smart Grid, vol. 3, no. 1, Mar. 2019, doi: 10.20508/ijsmartgrid.v3i1.41.g39. (Article)

Y. Septarangga, “Inverter DenganTegangan Masukan 12V DC danTegangan Keluaran AC Dengan Frekuensi Yang Dapat Diatur,” Universitas Sanata Dharma, Yogyakarta, 2019. (Book)

E. Effendi, I. D. Sara, and R. S. Lubis, “Disain SPWM Multilevel Inverter Satu Fasa Lima Belas Level,” Jurnal Rekayasa Elektrika, vol. 12, no. 2, p. 60, Aug. 2016, doi: 10.17529/jre.v12i2.3966. (Article)

U. Asif, M. A. Aslam, S. Ahmed, and M. F. Uddin, “Design and Implementation of 125 and 243 Level Cascaded H-Bridge Multilevel Inverter using Binary Search Algorithm,” in 2022 10th International Conference on Smart Grid (icSmartGrid), 2022, pp. 40–45. doi: 10.1109/icSmartGrid55722.2022.9848592. (Conference Paper)

D. W. Hart, Power Electronics. New York: Mc Graw Hill, 2011. (Book)

Effendi, “Studi Perbaikan Performansi Multilevel Inverter Satu Fasa Tujuh Tingkat Dengan Metode SPWM Modifikasi,” Universitas Syiah Kuala, Banda Aceh, 2017. (Book)

E. Babaei and S. H. Hosseini, “New Cascaded Multilevel Inverter Topology With Minimum Number of Switches,” Energy Convers Manag, vol. 50, no. 11, pp. 2761–2767, Nov. 2009, doi: 10.1016/j.enconman.2009.06.032. (Article)

W. Agus, A. Widiastra, W. Rinas, and W. Sukerayasa, “Analisis Pengaruh Total Harmonic Distortion Terhadap Losses dan Efisiensi Transformator RSUD Kabupaten Klungkung,” Teknologi Elektro, vol. 16, no. 1, pp. 107–117, Apr. 2017. (Article)




DOI (PDF): https://doi.org/10.20508/ijrer.v12i4.13540.g8568

Refbacks

  • There are currently no refbacks.


Online ISSN: 1309-0127

Publisher: Gazi University

IJRER is cited in SCOPUS, EBSCO, WEB of SCIENCE (Clarivate Analytics);

IJRER has been cited in Emerging Sources Citation Index from 2016 in web of science.

WEB of SCIENCE in 2025; 

h=35,

Average citation per item=6.59

Last three Years Impact Factor=(1947+1753+1586)/(146+201+78)=5286/425=12.43

Category Quartile:Q4