A New FPGA Based Green Controller
Using Modeling Language

Kenichi Morimoto*, Yuichiro Shibata*, Yudai Shirakura*, Hidenori Maruta*, Fujio Kurokawa*,
Masanori Nobe‡, Masaharu Tanaka‡‡

*Nagasaki University, 1-14, Bunkyo-machi, Nagasaki, 852-8521 Japan
‡ Mitsubishi Hitachi Power Systems, LTD., 3-3-1 Minatomirai, Naka-ku, Yokohama, 220-8401 Japan
‡‡ Mitsubishi Heavy Industries, LTD., 2-16-5 Konan, Minato-ku, Tokyo 108-8225 Japan

(bb52215205@cc.nagasaki-u.ac.jp, shibata@cis.nagasaki-u.ac.jp, {hmarta,fkurokaw}@nagasaki-u.ac.jp)

Corresponding Author; Kenichi Morimoto 1-14, Bunkyo-machi, Nagasaki, 852-8521 Japan

Received: June.15.2016 Accepted: June.17.2016

Abstract- In recent years, the renewable energy system requires the modeling language based control and the high-performance CPU. As for CPU, the improvement of the CPU performance reaches its limitation caused from its clock frequency. Therefore, the multi-core and the virtualization are mainstream strategies for its improvement and such mechanisms have some issues including complicated algorithm of controller and inheritance of design on CPU architecture generation. For such reasons, Field Programmable Gate Array (FPGA) is expected to replace the role of CPU since it has several advantages such as long period supply, inheritance and power-saving. It is applied to the small machinery control so far, and there are few researches to apply it to the power plant control. For such purpose, a flexible control with the modeling language like CPU and on-line modification of the control logics are necessary. In this paper, to fulfill such requirements on the control system for the infrastructure like the power system, a new FPGA based controller named "green controller" is proposed. An architecture to realize it and required conditions based on FPGA are clarified. Furthermore, performance and FPGA resource usage are measured in the experiment with the proposed architecture for evaluation.

Keywords FPGA, modeling language, HLS, function block

1. Introduction

The large scale renewable energy grid system including several types of renewable energy resources needs a modeling based optimal control which is combined with power generator and battery models [1]. In recent controller, high-performance CPU is applied to realize complicated control algorithms. From the past, it has been applied in thermal power energy plants, e.g., gas-turbine, coal-firing boiler and so forth, since such conventional power plants require complicated control algorithms recently [2]. Due to the scale expansion of the renewable energy network, such high-performance CPU has also been used in the controllers of such systems.

A simple control algorithm has been adopted to the conventional renewable energy equipment [3]. The control has been realized by PLC (Programmable Logic Controller) which can only calculate the ladder logics with blocks and it has consisted of customized ASICs from the past [4],[5]. Therefore, there is no issue about a long term supply and maintenance for such systems.

However, advanced control algorithms for the renewable energy system become complicated ones to satisfy several requirements. For example, an off-shore wind turbine requires to control its pitch and its transmission physical modelling with modelling languages (e.g. MATLAB/Simulink) since the size of it increases [6]. For such reasons, high-performance CPU is required and indispensable for the energy plants.

On the other hand, there are several problems concerned with the realization of the control system by CPU. The performance of recent CPU depends on a number of multi-
cores rather than its clock frequency [7],[8] and the control system needs a complex middle-ware such as a multi-core real-time OS [8] or a virtualization OS [9],[10]. The difference of multi-core CPU architectures is large against the generation change and it is difficult to keep the system design since it does not consider about inheritance.

To address such problems, FPGA focuses attentions in the industrial field since it has advantages such as simple structure and long term inheritance. FPGA has been applied to a small scale machinery control [11]-[13] and a software product was realized to translate the modeling language to the FPGA HDL [14]. However, FPGA is to be applied to the infrastructure such as the large scale power system and the large scale renewable energy system so far since there are some problems.

It is necessary to tune control parameters and to modify control circuitry which affect the performance of power generation even when the power plant is running [15]. Moreover, similar approaches in CPU based development such as softcore and general processing unit cannot make use of advantages of FPGA since the most basic feature of FPGA is its parallel processing capacity [11]. Among them, the most important problem to adopt FPGA is to utilize software and design resources developed so far into advanced renewable energy systems. This problem is not discussed and published yet as far as our knowledge.

Therefore, a novel controller architecture, which can suit to features of FPGA, is required to adopt the FPGA based control with modelling languages to renewable energy system. We name the proposed controller as "green controller". By using FPGA processing, the green controller can realize complicated control methods with various inputs and outputs and on-line parameter modification. Also, it can address problems of the inheritance about architecture and the long term supply.

This paper is organized as follows. In Sec. 2, hardware implementation of control systems are discussed from a point of view of shifting the control architecture to the FPGA based one for energy systems. The proposed architecture is evaluated by the processing performance and the occupied FPGA resource of the test model in Sec. 3. Conclusions are given in Sec. 4.

2. Requirement of Control System For Energy System

2.1. Conventional hardware implementation of control systems

The control application is required to have flexibility in its designing. It is also required to realize a sufficient calculation performance against the large scale control logic of the power plant with limited computation resources. Actual control algorithms of the power plant control system are complicated since they consist of multi-input and multi-output systems which are mutually related with each other.

The scale of the power plant system can be estimated by the total number of function blocks. It means that the scale is estimated by using the number of the PI control loop based on the number of the output signals. The single-input single-output PI control loop can be used as a unit in order to evaluate the performance and the required computation resource and it is named "1-loop" logic. By using 1-loop logic, the complicated control system, for example, gas-turbine, coal firing boiler, and so forth, which is not 1-loop logic control, it is possible to convert and estimate the logic volume by using 1-loop logic. The logic volume is about 1,000 loops or 2,000 loops in real cases. In such systems, a process cycle of the controller is 50 ms generally.

From a point of view of the next generation of power plants, the control system is required to fulfill a 10 times higher performance than the current processing performance caused from increasing calculation volume in future. Therefore, the required performance is about $2.0 \times 10^4$ 1-loop logic in 50 ms.

To tune the plant control parameter to environments and energy sources, it is required to maximize the performance using a long term test-run process [16]. For example, coal firing power plants need several months test-run for the optimization of the control parameters to check a variation of coal [17]. The gain or time constant parameters of temperature control of them are tuned because the dynamic characteristic of the combustion system changes by calorie and water content of the coal which is actually used in the field.

Recent renewable energy systems, e.g., off-shore wind turbine need modern optimum control algorithms with physical machinery models [6]. Those control algorithms are described by the modeling language like MATLAB/Simulink, and the logics of the control system are constructed after the model simulation. For such situations, a traditional methodology based on ASIC is not appropriate and the high-performance CPU is appropriate for recent controller architecture [18], [19]. CPU based controllers also have an advantage from the view points of the parameter tuning, online monitoring and modification. It is easy for the high performance CPU to realize the modification of control logics parameters in the process cycle time.

However, it arises other problems to adopt it to recent control systems. The performance of CPU has been improved by the clock frequency. The upper limit of the clock frequency of recent CPUs per core is around 2GHz and the performance improvement is realized by increasing the number of multi-cores [7], [8]. The multicore architectures are complex and are different depending on CPU products. Addition to such software problems, a hardware problem about heat increasing also arises. The computation performance of CPU consequently brings additional cost for cooling equipment [20]-[23]. From above reasons, the strategy to shift of the CPU performance improvement should have serious risk and cost for the infrastructure of the power system.

2.2. FPGA realization of control systems
To address the problems of CPU based controllers, FPGA is focused and expected in the industrial field [24]-[26] since the computation performance rapidly increased and the power consumption and the cost per unit become lower. In the FPGA development, HLS (High-Level Synthesis) [27] can be widely applicable to convert traditional program codes for CPU to codes for FPGA like HDL. From the view point of inherency, FPGA has a great advantage that HDL codes can keep their compatibility against the FPGA generation change. This feature is very expected one for the industrial use which requires the long term operation and maintenance. Furthermore, the internal structure of FPGA is quite simple. When a trouble happens, it is easy to investigate and to prevent since it is possible to reconfirm the behavior by the simulation.

There are two approaches to apply FPGA to the controller. One is to implement the controller on FPGA using HLS directly. This approach can be easily implemented widely provided as a product solution. Another is an architecture which can realize the control system in a small resource consumption. To provide a solution to develop the FPGA based architecture for the power plant applications, the novel green controller is proposed in this paper.

3. Proposed Concept and Architecture

3.1. Test Model and Control Logic

The performance and the resource consumption of the proposed FPGA based architecture are evaluated by the model simulation. A tank model, which is the most basic model for the plant modeling, is selected as a test model. Its model and control logic are shown in Fig. 1. As shown in this figure, the tank model has a water supply line via a flow control valve and a drain line. The drain water flow is a constant value by a flow limit valve for simplification. This tank model is realized on another FPGA resource. The tank water level is controlled by the PI controller.

In the power plants, special function block diagram (FBD) languages have been adopted as the modeling language to describe the control algorithm from the past. Therefore, MHI-IDOL, one of the FBD languages developed by Mitsubishi Heavy Industries [28], is adopted as a case study since it is widely used in existing power plants. It is noted that the proposed concept can be applicable to any other modeling languages which are realized with C code based function blocks. Figure 2 shows the PI controller described in the FBD language used as a test study. The closed transfer function H(s) of this model is described as Eq. (1);

\[
H(s) = \frac{G_C(s)G_p(s)}{1-G_C(s)G_p(s)} = \frac{\alpha k_p s + k_i}{s^2 + \alpha k_p s + k_i}
\]

3.2. Direct Synthesis with HLS

To realize the green controller, the modelling language for arithmetic operation is used to describe control applications. In the modeling language, arithmetic operations are realized as function blocks and the control algorithm is described the connected relation of those blocks. Connection lines represent input-output relations of signals. Such function blocks are executed as C coded subroutines in the traditional CPU based control system.

For the shift from the CPU based control architecture to the FPGA based one, it is needed to confirm that function blocks described with C language to FPGA circuit data with HLS. Table 1 shows converted results from the function blocks with C code subroutines in MHI-IDOL to FPGA circuit data. From this result, it is confirmed that 252 types of subroutines are converted into the FPGA data without any difficulties with HLS.
Those are configurable parameters without the re-architecture are independent from the calculation sequence and the circuitry connection of this logic communication lines between PEs by each R. The connections between function blocks of FBD are realized as following. TDB has three characteristic structures; (1) the calculation results are transferred to the other PE as the input signal. The calculated output is generated from the connection information of the result along the specific sequence. The calculated output logics. Each PE has its own identifier and it calculates own configuration of FPGA. TDB is to construct the control algorithm by arranging FBD function blocks on FPGA as PEs and to calculate by ordered PE sequence. Figure 4 shows a structure of TDB. The PEs are arranged in two dimensional matrix and each PE connects via vertical buses and horizontal buses.

Table 1. HLS Results of function blocks.

<table>
<thead>
<tr>
<th>No.</th>
<th>ID Name</th>
<th>Description</th>
<th>LATENCY AVE MAX</th>
<th>DELAY AVE MAX</th>
<th>ASSIGNED RESOURCES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AND</td>
<td>And</td>
<td>0.54</td>
<td>1.82</td>
<td>3270</td>
</tr>
<tr>
<td>2</td>
<td>OR</td>
<td>Or</td>
<td>0.54</td>
<td>1.82</td>
<td>3270</td>
</tr>
<tr>
<td>3</td>
<td>NOT</td>
<td>Not</td>
<td>0.54</td>
<td>1.82</td>
<td>3270</td>
</tr>
<tr>
<td>4</td>
<td>XOR</td>
<td>Xor</td>
<td>0.54</td>
<td>1.82</td>
<td>3270</td>
</tr>
<tr>
<td>5</td>
<td>SSR</td>
<td>Set/Reset</td>
<td>0.54</td>
<td>1.82</td>
<td>3270</td>
</tr>
<tr>
<td>6</td>
<td>SSR</td>
<td>Set/Reset</td>
<td>0.54</td>
<td>1.82</td>
<td>3270</td>
</tr>
<tr>
<td>7</td>
<td>OND</td>
<td>On delay</td>
<td>4</td>
<td>8.10</td>
<td>1049</td>
</tr>
<tr>
<td>8</td>
<td>OFD</td>
<td>Off delay</td>
<td>4</td>
<td>8.10</td>
<td>1049</td>
</tr>
<tr>
<td>9</td>
<td>OSP</td>
<td>One shot</td>
<td>5</td>
<td>8.41</td>
<td>1054</td>
</tr>
<tr>
<td>15</td>
<td>HIM</td>
<td>High Monitor</td>
<td></td>
<td></td>
<td>407</td>
</tr>
<tr>
<td>16</td>
<td>LOM</td>
<td>Low Monitor</td>
<td></td>
<td></td>
<td>407</td>
</tr>
<tr>
<td>17</td>
<td>HLM</td>
<td>HI/LO Monitor</td>
<td></td>
<td></td>
<td>407</td>
</tr>
<tr>
<td>18</td>
<td>HMH</td>
<td>Hysteresis</td>
<td>3</td>
<td>6.55</td>
<td>407</td>
</tr>
<tr>
<td>19</td>
<td>LMH</td>
<td>Hysteresis</td>
<td>3</td>
<td>6.55</td>
<td>407</td>
</tr>
</tbody>
</table>

Figure 3 shows the control architecture realization on FPGA with HLS directly. As shown this figure, the circuit layout and the order of the calculation sequence needed to proceed the control algorithm in direct implementation with HLS.

This architecture is evaluated by the computation performance and resource consumption. It is seen that the computation performance is 0.88 µs per 1-loop and the resource consumption is 783 slices per 1-loop. From results, especially, it has a drawback in the resource consumption to realize the control system in real use since the most advanced FPGA (Virtex-7 XC7V200T) has 305400 slices which can only realize 390 1-loop. This resource consumption cannot satisfy the required condition for the green controller.

3.3. Two Dimensional Bus(TDB) Architecture

TDB is another architecture to realize the control system as following. TDB has three characteristic structures; (1) the function blocks compiled by HLS are located in FPGA as processing element (PE), (2) PE memorizes the calculation sequence in its memory part and starts its own task by the synchronized signal (3) each PE has the address array which is generated from the connection information of the FBD logics. Each PE has its own identifier and it calculates own result along the specific sequence. The calculated output results are transferred to the other PE as the input signal. Each PE has its own address array R which stores the identifier which the calculation results are transferred. The connections between function blocks of FBD are realized as the logical communication lines between PEs by each R. The calculation sequence and the circuitry connection of this architecture are independent from the internal wiring of FPGA. Those are configurable parameters without the re-configuration of FPGA.
In Fig. 4, suffix k denotes the PE identifier number. The same type of PE is arranged in a vertical order and suffix j denotes the type of PE. Every PE is identified with j, k. Also, suffix l denotes the input signal identifier number of each PE. The input signals of the function block described by FBD is identified these suffixes. It is noted that the maximum numbers of j and k are decided by FPGA hardware limitation.

Each PE starts its calculation by the synchronized signal. The calculation result is transferred to the vertical bus just after the calculation finished. PE(j,k) receives the data only from PE(j,*), which has the same identifier j. The PE just transfers the data through the horizontal bus when the destination address is not same as its own address.

When PE(j,k) which receive data whose destination address has type and identifiers "j,k", PE(j,k) uses the data as its input signal and addresses with l. Figure 5 shows a transition example of the signal in the proposed architecture implemented in FPGA. Figure 6 shows an implemented example by TDB architecture. Since the connection information of function blocks is realized by the array R as the communication address table, the modification of R is only needed when the control circuit is changed. R of TDB can be extended to more than 1-loop. It is also worth to say that the resource of the FPGA is saved since PEs are shared among in multiple 1-loops. Each PE has the function to process the data packet routing.

It is necessary to evaluate how the overhead of the communication function affects to calculation performance and whether it affects to realization of control system for the actual power system.

Figure 7 shows the result of controller in this test study. This control regulates the tank level to be 5000 in Fig. 1. To converge the tank level, it takes about 3000 cycles. Since an overshoot is observed in the simulated tank level, it is confirmed that TDB performs the PI control well.

TDB is also evaluated by the computation performance and resource consumption. It is seen that the computation performance is 2.36 µs per 1-loop and the resource consumption is 4,402 slices per 1-loop. The exchange time from one control logic to other control logic by a replacement of R is 10 ns. Therefore, the mean processing time for 1-loop is 2.37µs. From this result, it is estimated that TDB can process $2.1 \times 10^4$ loops per 50 ms. Additionally, the FPGA resource for $2.1 \times 10^4$ loops is also 4,402 slices which is equal to the resource for 1-loop calculation since the same arithmetic resources utilized for different loops are recycled in a time sharing manner by switching the connection topologies stored in R.
Figures 8 and 9 show FPGA resource consumption using the direct HLS implementation and TDB. From Fig. 8, it is seen that HLS has a superior resource consumption when only one 1-loop is implemented. On the other hand, it is seen from Fig. 9 that TDB has a superior one when 4096 1-loops are implemented since it realizes the resource sharing in FPGA.

Figure 10 also shows an execution time comparison between the direct HLS implementation and TDB. From this result, it is revealed that TDB needs about a three times longer time compared to the HLS since TDB has the communication overhead between PEs. However, both approaches satisfy the required condition about the execution of 1-loop.
4. Conclusion

In this paper, the new FPGA based control architecture, named “green controller”, is proposed for the next generation power plant for renewable energy power network. The performance and the resource consumption of the proposed architecture are evaluated with the simple tank level mode simulation. It is clarified quantitatively that the architecture has enough calculation performance to control the large scale energy system. The calculation performance is improved by the parallelization in FPGA. Furthermore, it is demonstrated that the architecture realizes the on-line modification of the control logic without re-synthesis.

As a result, it is proved that the proposed architecture fulfills all of the requirement for the green controller. It is expected that this result contributes to evolution and expansion of the future renewable energy which requires the complex model based control.

References


